Message Boards | Semiconductors : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?


Public Reply | Prvt Reply | Mark as Last Read | File | KeepPrevious 10 | Next 10 | Previous | Next
From: Hans de Vries1/28/2007 9:41:08 PM
Read Replies (2) of 263113
 
Intel 45 nm process / Penryn die size estimates.








AMD Brisbane core 65nm 21 mm2
AMD Barcelona core 65nm 25 mm2

Intel Dothan core 90nm 32 mm2
Intel Merom core 65nm 32 mm2
Intel Penryn core 45nm 24 mm2


The die size estimate is mostly based on L2 cache scaling
from 65nm to 45nm which is presumed to be 1.00 -> 0.52 like
the known Intel SRAM tile sizes. This is almost ideal scaling
and much better as the cell size decrease (0.57 um2 -> 0.346 um2)
would suggest which would result in a much bigger die.

Logic scaling seems to be even less now with only a 14%
decrease in linear sizes going from 65nm to 45 nm (dry
lithography). Do not expect much of clock frequency
increases. Immersion lithography may do much better
here since there is a real wave length decrease.

Penryn's core is still larger as Brisbane's core even with
a full generation advantage.


Regards, Hans
Report TOU ViolationEmail This Page 
Public Reply | Prvt Reply | Mark as Last Read | File | KeepPrevious 10 | Next 10 | Previous | Next


Copyright © 2009 TZ Holdings LLC. All rights reserved.